SchematicsHub.com

1. Start with voltage rating and safety margin

The first filter in any MOSFET search is the drain-source voltage rating V_DS. For SMPS designs, typical ranges are:

• 12–24 V systems → 30–40 V MOSFET
• 48 V telecom / motor bus → 80–100 V MOSFET
• Automotive 12 V (with load dump) → 40–60 V MOSFET
• 230 VAC primary FET → 600–650 V MOSFET

Always include headroom for ringing, transients and tolerance of your clamp/snubber network. For motor drivers you also account for back-EMF and inductive kick from the winding.

2. Current rating: don’t trust the big number on page one

The DC current rating printed in bold on page one is usually optimistic: it assumes ideal cooling and low ambient temperature. For realistic designs:

• Check R_θJA / R_θJC and actual PCB copper area
• Estimate conduction loss P_cond = I² · R_DS(on)
• Simulate worst-case I_RMS for SMPS and motor phases

In a half-bridge motor driver circuit for BLDC, each MOSFET sees a fraction of the phase current depending on modulation scheme (six-step, SVM, FOC). Always design with peak and overload conditions in mind.

3. R_DS(on) vs. gate charge Qg – the core trade-off

Lower R_DS(on) means lower conduction losses, but often comes with higher gate charge Qg and Miller charge Q_gd. For high-frequency SMPS designs, switching losses may dominate, so “the lowest R_DS(on)” is not always the best choice.

Approximate switching loss for a buck or synchronous stage:

Psw ≈ 0.5 · V · I · (tr + tf) · f_sw
          

where tr/tf are controlled by the driver current and Q_gd. With fixed MOSFET driver circuit, increasing Qg lengthens tr/tf and increases Psw.

4. SOA – Safe Operating Area

The SOA (Safe Operating Area) plot defines safe combinations of voltage, current and time. It is critical for:

• Motor drivers with stall conditions and high inductive energy
• Inrush events in AC/DC front ends
• Short-circuit protection that relies on MOSFET survival for some µs–ms

For motor driver MOSFETs, ensure that your worst-case stall or short-circuit pulse stays well inside the SOA, with a margin.

5. Body diode behavior (especially for motor drivers)

In synchronous SMPS designs, the body diode is used only briefly during dead-time. In motor driver circuits, however, body diodes conduct significant current when freewheeling or during regeneration.

• Check diode forward drop and reverse recovery charge Q_rr
• For BLDC inverters, soft-recovery and low Q_rr reduce ringing and EMI
• In high-speed drives, consider MOSFETs optimized for low Q_rr or use external diodes

6. Package, SMD footprint and thermal path

Package choice ties directly into PCB design rules and thermal design:

• TO-220 / TO-247 – good for through-hole and heatsinks, slower assembly
• D2PAK / DPAK – SMD power packages suitable for heat spreading on PCB
• LFPAK / PowerSO / PDFN – compact low-inductance packages ideal for high-speed SMPS

Use copper pours and thermal vias PCB under the drain pad to spread heat to inner layers and to the backside. The real continuous current capability will be set by your PCB stackup and airflow, not by the headline number in the datasheet.

7. Typical selection flow for SMPS MOSFET

For a synchronous buck or other SMPS power stage, a practical selection workflow is:

1. Set V_DS rating with margin (e.g. 40 V for 24 V bus)
2. Estimate max I_RMS and I_peak from your SMPS design guide equations
3. Pre-select FETs with appropriate R_DS(on), package and cost
4. Compare Qg and Q_gd vs. your driver capability and switching frequency
5. Check SOA for fault conditions (short, overload, startup)
6. Verify package thermal performance with your PCB layout concept

8. Typical selection flow for motor driver MOSFET

For a three-phase BLDC or DC motor driver circuit:

1. Choose V_DS based on bus voltage + back-EMF + margin
2. Compute phase current at stall and overload conditions
3. Check conduction losses over typical duty cycle of PWM
4. Evaluate SOA for stall and short-circuit detection delay
5. Check body diode parameters for freewheeling and regen modes
6. Decide on package compatible with heatsinking and wiring constraints

9. Example: 48 V BLDC motor driver

Suppose you design a 48 V BLDC inverter with 20 A phase current and 20 kHz PWM:

• Pick 80–100 V MOSFETs with R_DS(on) around a few mΩ
• Check that Qg is still reasonable for your gate driver (e.g. 2–4 A peak)
• Estimate P_cond per FET from I_RMS and R_DS(on)
• Estimate P_sw using switching loss formula and expected dv/dt
• Use thermal model or rough calculation to check junction temperature at 40–60 °C ambient

Here, the MOSFET driver circuit (half-bridge driver or isolated driver) becomes a central part of loss control: too weak driver → slower edges → higher switching loss and more heating.

10. Example: 24 V → 5 V, 15 A buck converter

For a non-isolated buck converter (24 V industrial bus → 5 V, 15 A), search using typical SMPS designs filters:

• V_DS ≥ 40 V
• Logic-level gate (V_GS(th) suitable for 5–10 V drive)
• Reasonable Qg for your chosen frequency (e.g. 200–400 kHz)
• Package compatible with low-inductance PCB design rules

Combine this article with the High-Current Buck Converter Layout Guide to get a full picture: MOSFET selection + layout as a single optimization problem.

11. Parasitics and layout impact

Even the best MOSFET will misbehave if thrown onto a bad layout. Package inductance, source lead inductance and gate loop geometry directly affect:

• Ringing on drain and gate
• dV/dt-induced turn-on of the opposite FET in a half-bridge
• EMI peaks and failure to meet conducted/radiated limits

Follow low-inductance PCB design rules: tight gate loop, Kelvin source for the driver, minimal loop area for the power path, and solid ground planes.

12. Summary checklist for power MOSFET selection

• V_DS rating with headroom for spikes and transients
• Realistic current calculation based on thermal path and PCB
• Trade-off between R_DS(on) and gate charge Qg
• SOA analysis for faults and startup conditions
• Body diode behavior for motor drivers and synchronous rectification
• Package choice and thermal vias PCB implementation
• Parasitics and layout constraints in your power electronics circuits

13. Conclusion

Effective power MOSFET selection is not guessing from page one of the datasheet, but a structured process tied to your SMPS or motor driver requirements, gate driver capability and layout.

If you combine this approach with solid SMPS design guide principles and disciplined PCB design rules, most catastrophic failures (blown FETs, overheated drivers, unstable loops) disappear ещё на этапе проектирования, а не в лаборатории.